

11/27/00



JC950 U.S. PTO

Please type a plus sign (+) inside this box →



11/28/00

A


PTO/SB/05 (12/97)

Approved for use through 09/30/00. OMB 0651-0032

Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<b>UTILITY PATENT APPLICATION TRANSMITTAL</b> <small>(Only for new nonprovisional applications under 37 CFR 1.53(b))</small>	Attorney Docket No.	COMP:0130 (P00-3123)	Total Pages 74
	First Named Inventor or Application Identifier  Henry F. Lada et al.		
	Express Mail Label No. EL 652-334-411 US		



<b>APPLICATION ELEMENTS</b> <small>See MPEP chapter 600 concerning utility patent application contents.</small>		<b>ADDRESS TO:</b> Assistant Commissioner for Patents Box Patent Application Washington, DC 20231	
1. <input checked="" type="checkbox"/> Fee Transmittal Form <small>(Submit an original, and a duplicate for fee processing)</small>	6. <input type="checkbox"/> Microfiche Computer Program (Appendix)	<b>ACCOMPANYING APPLICATION PARTS</b> 8. <input checked="" type="checkbox"/> Assignment Papers (cover sheet & document(s)) 9. <input checked="" type="checkbox"/> 37 CFR 3.73(b) Statement <input checked="" type="checkbox"/> Power of Attorney <small>(where there is an assignee)</small> 10. <input type="checkbox"/> English Translation Document (if applicable) 11. <input type="checkbox"/> Information Disclosure Statement (IDS)/PTO-1449 <input type="checkbox"/> Copies of IDS Citations 12. <input type="checkbox"/> Preliminary Amendment 13. <input checked="" type="checkbox"/> Return Receipt Postcard (MPEP 503) 14. <input type="checkbox"/> Small Entity <input type="checkbox"/> Statement filed in prior application <small>Status still proper and desired</small> 15. <input type="checkbox"/> Certified Copy of Priority Document(s) <small>(if foreign priority is claimed)</small> 16. <input checked="" type="checkbox"/> Other (PTO-2038)	
2. <input checked="" type="checkbox"/> Specification Total Pages 44 <small>(preferred arrangement set forth below)</small> -Descriptive -Cross References to Related Application -Statement Regarding Fed sponsored R & D -Reference to Microfiche Appendix -Background of the Invention -Brief Summary of the Invention -Brief Description of the Drawings (if filed) -Detailed Description -Claim(s) -Abstract of the Disclosure	7. <input type="checkbox"/> Nucleotide and/or Amino Acid Sequence Submission <small>(if applicable, all necessary)</small> a. <input type="checkbox"/> Computer Readable Copy b. <input type="checkbox"/> Paper Copy (identical to computer copy) c. <input type="checkbox"/> Statement verifying identity of above copies		
3. <input checked="" type="checkbox"/> Drawing(s) (35 USC 113) Total Sheets 7 Total Pages 21			
4. Oath or Declaration a. <input checked="" type="checkbox"/> Newly executed (original or copy) b. <input type="checkbox"/> Copy from a prior application (37CFR 1.63(d)) <small>(for continuation/divisional with Box 17 completed)</small> <small>[Note Box 5 below]</small> i. <input type="checkbox"/> <b>DELETION OF INVENTOR(S)</b> Signed statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).			
5. <input type="checkbox"/> Incorporation By Reference <small>(useable if Box 4b is checked)</small> The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4b, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.			
17. <input type="checkbox"/> Continuation <input type="checkbox"/> Divisional <input type="checkbox"/> Continuation-in-part (CIP) of prior application No: _____/_____			
<b>18. CORRESPONDENCE ADDRESS</b> <input type="checkbox"/> Customer Number or Bar Code Label <input type="checkbox"/> Correspondence address below <small>(Insert Customer No. or Attach bar code label here)</small>			
NAME Michael G. Fletcher Fletcher, Yoder & Van Someren			
ADDRESS P.O. Box 692289			
CITY Houston	STATE Texas		
COUNTRY USA	TELEPHONE (281) 970-4545	Fax (281) 970-4503	

Burden Hour Statement: This form is estimated to take 0.2 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Box Patent Application, Washington, DC 20231.


Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number

<b>FEE TRANSMITTAL</b>		<b>Complete if Known</b>			
		Application Number		Unassigned	
		Filing Date		Herewith	
		First Named Inventor		Henry F. Lada et al.	
		Group Art Unit		Unassigned	
Examiner Name		Unassigned			
TOTAL AMOUNT OF PAYMENT		(\$) <u>948.00</u>		Attorney Docket Number	
		COMP:0130 (P00-3123)/FLE			

<b>METHOD OF PAYMENT (check one)</b>				<b>FEE CALCULATION (continued)</b>																																																																																																																																																																																	
<p>1. <input type="checkbox"/> The Commissioner is hereby authorized to charge indicated fees and credit any over payments to:</p> <p>Deposit Account Number <u>06-1315/COMP:0130/FLE</u></p> <p>Deposit Account Name <u>Fletcher, Yoder &amp; Van Someren</u></p> <p><input checked="" type="checkbox"/> Charge Any Additional Fee Required Under 37 CFR 1.16 and 1.17      <input type="checkbox"/> Charge the Issue Fee Set in 37 CFR 1.18 at the Mailing of the Notice of Allowance, 37 CFR 1.31(b)</p> <p>2. <input checked="" type="checkbox"/> Payment Enclosed:  <input type="checkbox"/> Check    <input type="checkbox"/> Money Order    <input checked="" type="checkbox"/> Other  <b>PTO-2038</b></p>				<p><b>3. ADDITIONAL FEES</b></p> <table style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>Large Fee Code</th> <th>Entity Fee (\$)</th> <th>Small Fee Code</th> <th>Entity Fee (\$)</th> <th>Fee Description</th> <th>Fee Paid</th> </tr> </thead> <tbody> <tr><td>105</td><td>130</td><td>205</td><td>65</td><td>Surcharge - late filing fee or oath</td><td></td></tr> <tr><td>127</td><td>50</td><td>227</td><td>25</td><td>Surcharge - late provisional filing or cover sheet.</td><td></td></tr> <tr><td>139</td><td>130</td><td>139</td><td>130</td><td>Non-English specification</td><td></td></tr> <tr><td>147</td><td>2,520</td><td>147</td><td>2,520</td><td>For filing a request for reexamination</td><td></td></tr> <tr><td>112</td><td>920</td><td>112</td><td>920</td><td>Requesting publication of SIR prior to Examiner action</td><td></td></tr> <tr><td>113</td><td>1,840</td><td>113</td><td>1,840</td><td>Requesting publication of SIR after Examiner action</td><td></td></tr> <tr><td>115</td><td>110</td><td>215</td><td>55</td><td>Extension for response within first month</td><td></td></tr> <tr><td>116</td><td>400</td><td>216</td><td>200</td><td>Extension for response within second month</td><td></td></tr> <tr><td>117</td><td>950</td><td>217</td><td>475</td><td>Extension for response within third month</td><td></td></tr> <tr><td>118</td><td>1,570</td><td>218</td><td>755</td><td>Extension for response within fourth month</td><td></td></tr> <tr><td>119</td><td>310</td><td>219</td><td>155</td><td>Notice of Appeal</td><td></td></tr> <tr><td>120</td><td>310</td><td>220</td><td>155</td><td>Filing a brief in support of an appeal</td><td></td></tr> <tr><td>121</td><td>270</td><td>221</td><td>135</td><td>Request for oral hearing</td><td></td></tr> <tr><td>138</td><td>1,510</td><td>138</td><td>1,510</td><td>Petition to institute a public use proceeding</td><td></td></tr> <tr><td>140</td><td>110</td><td>240</td><td>55</td><td>Petition to revive unavoidably abandoned application</td><td></td></tr> <tr><td>141</td><td>1,320</td><td>241</td><td>660</td><td>Petition to revive unintentionally abandoned application</td><td></td></tr> <tr><td>142</td><td>1,320</td><td>242</td><td>660</td><td>Utility issue fee (or reissue)</td><td></td></tr> <tr><td>143</td><td>450</td><td>243</td><td>225</td><td>Design issue fee</td><td></td></tr> <tr><td>144</td><td>670</td><td>244</td><td>335</td><td>Plant issue fee</td><td></td></tr> <tr><td>122</td><td>130</td><td>122</td><td>130</td><td>Petitions to the Commissioner</td><td></td></tr> <tr><td>123</td><td>50</td><td>123</td><td>50</td><td>Petitions related to provisional applications</td><td></td></tr> <tr><td>126</td><td>240</td><td>126</td><td>240</td><td>Submission of Information Disclosure Stmt</td><td></td></tr> <tr><td>581</td><td>40</td><td>581</td><td>40</td><td>Recording each patent assignment per property (times number of properties)</td><td><u>40.00</u></td></tr> <tr><td>146</td><td>790</td><td>246</td><td>395</td><td>Filing a submission after final rejection (37 CFR 1.129(a))</td><td></td></tr> <tr><td>149</td><td>790</td><td>249</td><td>395</td><td>For each additional invention to be examined (37 CFR 1.129(b))</td><td></td></tr> <tr><td colspan="5">Other fee (specify) _____</td><td></td></tr> <tr><td colspan="5">Other fee (specify) _____</td><td></td></tr> <tr> <td colspan="5" style="text-align: right;"><b>SUBTOTAL (3)</b></td> <td><b>(\$)<u>40.00</u></b></td> </tr> </tbody> </table> <p>* Reduced by Basic Filing Fee Paid</p>				Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid	105	130	205	65	Surcharge - late filing fee or oath		127	50	227	25	Surcharge - late provisional filing or cover sheet.		139	130	139	130	Non-English specification		147	2,520	147	2,520	For filing a request for reexamination		112	920	112	920	Requesting publication of SIR prior to Examiner action		113	1,840	113	1,840	Requesting publication of SIR after Examiner action		115	110	215	55	Extension for response within first month		116	400	216	200	Extension for response within second month		117	950	217	475	Extension for response within third month		118	1,570	218	755	Extension for response within fourth month		119	310	219	155	Notice of Appeal		120	310	220	155	Filing a brief in support of an appeal		121	270	221	135	Request for oral hearing		138	1,510	138	1,510	Petition to institute a public use proceeding		140	110	240	55	Petition to revive unavoidably abandoned application		141	1,320	241	660	Petition to revive unintentionally abandoned application		142	1,320	242	660	Utility issue fee (or reissue)		143	450	243	225	Design issue fee		144	670	244	335	Plant issue fee		122	130	122	130	Petitions to the Commissioner		123	50	123	50	Petitions related to provisional applications		126	240	126	240	Submission of Information Disclosure Stmt		581	40	581	40	Recording each patent assignment per property (times number of properties)	<u>40.00</u>	146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))		149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))		Other fee (specify) _____						Other fee (specify) _____						<b>SUBTOTAL (3)</b>					<b>(\$)<u>40.00</u></b>
Large Fee Code	Entity Fee (\$)	Small Fee Code	Entity Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																
105	130	205	65	Surcharge - late filing fee or oath																																																																																																																																																																																	
127	50	227	25	Surcharge - late provisional filing or cover sheet.																																																																																																																																																																																	
139	130	139	130	Non-English specification																																																																																																																																																																																	
147	2,520	147	2,520	For filing a request for reexamination																																																																																																																																																																																	
112	920	112	920	Requesting publication of SIR prior to Examiner action																																																																																																																																																																																	
113	1,840	113	1,840	Requesting publication of SIR after Examiner action																																																																																																																																																																																	
115	110	215	55	Extension for response within first month																																																																																																																																																																																	
116	400	216	200	Extension for response within second month																																																																																																																																																																																	
117	950	217	475	Extension for response within third month																																																																																																																																																																																	
118	1,570	218	755	Extension for response within fourth month																																																																																																																																																																																	
119	310	219	155	Notice of Appeal																																																																																																																																																																																	
120	310	220	155	Filing a brief in support of an appeal																																																																																																																																																																																	
121	270	221	135	Request for oral hearing																																																																																																																																																																																	
138	1,510	138	1,510	Petition to institute a public use proceeding																																																																																																																																																																																	
140	110	240	55	Petition to revive unavoidably abandoned application																																																																																																																																																																																	
141	1,320	241	660	Petition to revive unintentionally abandoned application																																																																																																																																																																																	
142	1,320	242	660	Utility issue fee (or reissue)																																																																																																																																																																																	
143	450	243	225	Design issue fee																																																																																																																																																																																	
144	670	244	335	Plant issue fee																																																																																																																																																																																	
122	130	122	130	Petitions to the Commissioner																																																																																																																																																																																	
123	50	123	50	Petitions related to provisional applications																																																																																																																																																																																	
126	240	126	240	Submission of Information Disclosure Stmt																																																																																																																																																																																	
581	40	581	40	Recording each patent assignment per property (times number of properties)	<u>40.00</u>																																																																																																																																																																																
146	790	246	395	Filing a submission after final rejection (37 CFR 1.129(a))																																																																																																																																																																																	
149	790	249	395	For each additional invention to be examined (37 CFR 1.129(b))																																																																																																																																																																																	
Other fee (specify) _____																																																																																																																																																																																					
Other fee (specify) _____																																																																																																																																																																																					
<b>SUBTOTAL (3)</b>					<b>(\$)<u>40.00</u></b>																																																																																																																																																																																
<b>1. FILING FEE</b>																																																																																																																																																																																					
Large Entity Fee Code	Fee (\$)	Small Entity Fee Code	Fee (\$)	Fee Description	Fee Paid																																																																																																																																																																																
101	790	201	395	Utility filing fee	<u>710.00</u>																																																																																																																																																																																
106	330	206	165	Design filing fee																																																																																																																																																																																	
107	540	207	270	Plant filing fee																																																																																																																																																																																	
108	790	208	395	Reissue filing fee																																																																																																																																																																																	
114	150	214	75	Provisional filing fee																																																																																																																																																																																	
<b>SUBTOTAL (1)</b>					<b>(\$)<u>710.00</u></b>																																																																																																																																																																																
<b>2. CLAIMS</b>																																																																																																																																																																																					
		Extra	Fee from below		Fee Paid																																																																																																																																																																																
Total Claims <u>31</u> -20 =		<u>11</u>	X <u>18</u>	=	<u>198.00</u>																																																																																																																																																																																
Independent <u>3</u> - 3 =		<u>3</u>	X <u>80</u>	=	<u>0.00</u>																																																																																																																																																																																
Claims																																																																																																																																																																																					
Multiple Dependent Claims			X	=	<u>0.00</u>																																																																																																																																																																																
Large Entity Fee Code	Fee (\$)	Small Entity Fee Code	Fee (\$)	Fee Description																																																																																																																																																																																	
103	22	203	11	Claims in excess of 20																																																																																																																																																																																	
102	82	202	41	Independent claims in excess of 3																																																																																																																																																																																	
104	270	204	135	Multiple dependent claim																																																																																																																																																																																	
109	82	209	41	Reissue independent claims over original patent																																																																																																																																																																																	
110	22	210	11	Reissue claims in excess of 20 and over original patent																																																																																																																																																																																	
<b>SUBTOTAL (2)</b>					<b>(\$)<u>198.00</u></b>																																																																																																																																																																																

SUBMITTED BY				Complete (if applicable)			
Typed or Printed Name		Michael G. Fletcher		Reg. Number		32,777	
Signature				Date		11/27/00	
				Deposit Acct. User ID			

# HANDHELD OPTION PACK IDENTIFICATION SCHEME

By:

Henry F. Lada  
12930 Golden Rainbow Dr.  
Cypress, Texas 77429

Joseph A. Lightfoot  
14302 Cypress Falls  
Cypress, Texas 77429

EXPRESS MAIL MAILING LABEL	
NUMBER:	EL 652 334 411 US
DATE OF DEPOSIT:	November 27, 2000
<i>Pursuant to 37 C.F.R. § 1.10, I hereby certify that I am personally depositing this paper or fee with the U.S. Postal Service, "Express Mail Post Office to Addressee" service on the date indicated above in a sealed envelope (a) having the above-numbered Express Mail label and sufficient postage affixed, and (b) addressed to the Assistant Commissioner for Patents, Washington, D.C. 20231.</i>	
<i>11/27/00</i> Date	<i>[Signature]</i> Signature <i>Jennifer Pressman</i>

# HANDHELD OPTION PACK IDENTIFICATION SCHEME

## BACKGROUND OF THE INVENTION

### 1. Field Of The Invention

The present invention generally relates to a handheld computer or personal digital assistant (PDA) and, more particularly, to an insertion and identification scheme between the main unit of a PDA and an option pack.

### 2. Description Of The Related Art

This section is intended to introduce the reader to various aspects of art that may be related to various aspects of the present invention, which are described and/or claimed below. This discussion is believed to be helpful in providing the reader with background information to facilitate a better understanding of the various aspects of the present invention. Accordingly, it should be understood that these statements are to be read in this light, and not as admissions of prior art.

Handheld computers or personal digital assistants (PDAs) are becoming increasingly useful in today's computer industry. Conventional PDA units typically provide a user with a handheld device which serves as an abbreviated version of a larger laptop and desktop computer system. They provide a user with an operating system and various software programs to accommodate scheduling, word processing, and a variety of other functions. Advantageously, these units comprise small, light-weight systems which

provide a significant amount of computing power. However, it is clear that with the advantages of decreasing the size of a computing system, certain functional tradeoffs typically must be made. For extended computer use, complex computing tasks, and memory intensive applications, laptops and desktops are still virtually essential. Because laptops and desktops are larger, they have more memory and processing capabilities. Deciding what applications and functions to omit to sufficiently decrease the size of the computer unit offers a significant challenge.

To meet this challenge, PDAs are often equipped with streamlined base functions. Certain units may be off-the-shelf units with certain standard applications. Other units may be custom units which are designed in accordance with customer specifications. Still other units may provide for the downloading of software by a user, while other units may provide docking interfaces which allow portable option packs to be neatly coupled to the PDA to provide additional capabilities. The electrical interface, identification scheme, software exchange, and interface configuration between the option pack and the PDA provides a difficult challenge for designers.

The present invention may address one or more of the problems set forth above.

### **SUMMARY OF THE INVENTION**

Certain aspects commensurate in scope with the disclosed embodiments are set forth below. It should be understood that these aspects are presented merely to provide the reader

with a brief summary of certain forms the invention might take and that these aspects are not intended to limit the scope of the invention. Indeed, the invention may encompass a variety of aspects that may not be set forth below.

In accordance with one embodiment of the present invention, there is provided a method of implementing a personal digital assistant comprising a main unit and an option pack. The method comprises the acts of: (a) coupling the option pack with the main unit, the option pack comprising a first memory device configured to store one or more applications and drivers associated with the one or more applications, and a second memory device configured to store identification data, the main unit comprising a device manager configured to receive the identification data from the second memory device, a power supply, and a third memory device; and (b) transmitting the identification data from the first memory device to the device manager.

In accordance with another embodiment of the present invention, there is provided a method of inserting an option pack into a main unit of a personal digital assistant (PDA), comprising the acts of: booting the main unit; determining whether there is an option pack coupled to the main unit; providing an interrupt signal from the option pack to the main unit; interrupting the processing of the main unit; notifying the main unit that the option pack is present; and transmitting identification information from the option pack to the main unit.

In accordance with yet another embodiment of the present invention, there is provided an option pack interface comprising: a memory device comprising a memory data structure configured to store identification data; and at least one data sector defined within the memory data structure.

### **BRIEF DESCRIPTION OF THE DRAWINGS**

The foregoing and other advantages of the invention will become apparent upon reading the following detailed description and upon reference to the drawings in which:

Figs. 1A-1D illustrate a personal digital assistant (PDA), including a main unit and an option pack;

Fig. 2 illustrates one embodiment of the electrical interface of the main unit;

Fig. 3 illustrates one embodiment of the electrical interface of the option pack;

Fig. 4 illustrates one embodiment of the Serial Peripheral Interface (SPI) on the option pack;

Fig. 5 illustrates an alternate embodiment of the Serial Peripheral Interface (SPI) on the option pack;

Fig. 6 is a flow chart illustrating an insertion and identification scheme in accordance with the present invention; and

Fig. 7 is a flow chart illustrating a removal scheme in accordance with the present invention.

### **DETAILED DESCRIPTION OF SPECIFIC EMBODIMENTS**

One or more specific embodiments of the present invention will be described below. In an effort to provide a concise description of these embodiments, not all features of an actual implementation are described in the specification. It should be appreciated that in the development of any such actual implementation, as in any engineering or design project, numerous implementation-specific decisions must be made to achieve the developers' specific goals, such as compliance with system-related and business-related constraints, which may vary from one implementation to another. Moreover, it should be appreciated that such a development effort might be complex and time consuming, but would nevertheless be a routine undertaking of design, fabrication, and manufacture for those of ordinary skill having the benefit of this disclosure.

The embodiment of a PDA described herein uses a modular approach to allow for customization and upgrading of the handheld device. The system described herein includes an electrical interface which provides the ability to add option packs to the main unit of the PDA. Once the option pack is electrically coupled to the main unit, a software



application or option can be downloaded for use on the main unit. The electrical interface from the main unit to an option pack provides flexibility and personality to the PDA and allows for upgrading of existing and future technologies. The interface uses a generic interface card, such as a Personal Computer Memory Card International Association (PCMCIA), Compact Flash (CF), and Serial Peripheral Interface (SPI), to implement current technologies, along with custom features to enable leading edge technologies and support for vertical markets. It provides mechanisms for graceful insertion/removal, power enabling, battery charging and maintenance, and storage/downloading of software drivers and applications. Advantageously, the interface also provides hot-plugging capabilities, allowing the customer to change the option pack instantly with little or no interruption to the main unit and with no need to reboot the main unit. Further, many of the software applications and software drivers are stored on the option packs to conserve memory on the main unit and eliminate the process of downloading software from the Internet or a CDROM.

Figs 1A-1D illustrate one embodiment of a PDA 5, including a main unit 10 and an option pack 12. The main unit 10 is a portable unit comprising a plurality of controllers, processors, and memory chips to provide certain basic functions such as the implementation of scheduling or planning software, address referencing software, and word-processing software. The main unit 10 may include a display screen 14, joystick 16, and one or more launch keys 18a-d which may be used to launch software applications. Further, the main unit 10 may include a power button 20, a status light 22, a microphone 24, and a button to implement recording software 26. The top of the main

unit 10 may include infrared sensors 28 and an audio jack 30. The bottom of the main unit 10 may include a synchronized serial connector 32, such as an RS232, a DC jack 34, and a main unit connector 36. The main unit connector 36 is configured to mate with an option pack connector 38.

The main unit 10 is configured to receive an option pack 12. The option pack 12 may comprise a battery pack, additional memory, and/or software applications and drivers, for example. Guides 40 on the option pack 12 may be configured to slide securely along rails 42 to assist in the mating process between the main unit connector 36 and the option pack connector 38. Fig. 1A illustrates the main unit 10 and the option pack 12 coupled together and mated at the main unit connector 36 and option pack connector 38. Figs. 1B and 1C illustrate a top and bottom view of Fig. 1A. Fig. 1D illustrates the mating process. Though it is not illustrated, it should be understood that the option pack 12 may be used to protect the face of the main unit 10 during non-operation of the PDA device 5. The option pack 12 is encased in a hard surface coating, such as plastic, to promote durability of the PDA 5 and provide protection to the face of the main unit 10 during non-operation. During non-operation, the option pack 12 may be flipped such that the option pack 12 covers the face of the main unit 10.

In an exemplary embodiment, the electrical connection between the main unit 10 and the option pack 12 may comprise a 100-pin connector and may include pins for two PCMCIA/CF devices, a 16/32-bit static memory/I/O interface, battery expansion, a SPI serial bus, and other miscellaneous functions. Figures 2 and 3

illustrate block diagrams of the main unit interface 10a and an exemplary implementation of an option pack interface 12a, respectively. For illustrative purposes, the term “main unit interface 10a” is used to refer to the main unit connector 36, the signals delivered to and received from the connector 36, and the main unit hardware associated with those signals. Likewise, the term “option pack interface 12a” is used to refer to the option pack connector 38, the signals delivered to and received from the connector 38, and the option pack hardware associated with those signals.

Referring initially to Fig. 2, the main unit interface 10a is illustrated. The joint electrical interface between the main unit 10 and the option pack 12 is illustrated as block 50. The joint electrical interface 50 refers to the coupled state of the main unit connector 36 and the option pack connector 38. The address signals 52, the data signals 54, and control signals, such as memory or I/O control signals 56 and PCMCIA control signals 58 from the processor 60, may be electrically coupled through the interface 50 through isolation buffers 62. The isolation buffers 62 may be bi-directional for bi-directional signals, or unidirectional for unidirectional signals. The logic flow of the isolation buffers 62 may be controlled by a Programmable Logic Device (PLD) 64. The main unit interface 10a may also comprise a micro-controller 66 configured to receive serial data on a Universal Asynchronous Receive and Transmit (UART) data bus 68. The main interface unit 10a may also be configured to transmit data on a Serial Peripheral Interface (SPI) data bus 70 to provide initial handshaking between the main unit 10 and the option

pack 12. The low-level handshaking associated with the micro-controller 66 facilitates the exchange of identification data between the main unit 10 and the option pack 12. The SPI bus 70 also provides serial access for battery monitoring and charge control on the option pack 12. The option pack interface 12a may comprise an SPI EEPROM which provides for identification of the option pack 12 and the features it offers, as discussed with reference to Fig. 3.

The isolation buffers 62 are tri-stated when the main unit 10 is in idle mode or not accessing the option pack 12. It would be advantageous to design an option pack 12 such that the option pack 12 handles the tri-stating bus without drawing excessive current. Accordingly, pull-down or pull-up resistors (not shown) may be used on the signal lines. The address bus 52, A[25:0], and data bus 54, D[31:0], are used for parallel interfacing to PCMCIA/CF, static memory, and I/O devices. The various control signals for PCMCIA/CF, static memory, and I/O (56 and 58) enable different functions on the option pack 12. A portion of the address bus 52, A[25:11], may be multiplexed with the upper bytes of the data bus 54, D[30:16], to provide a 32-bit data bus interface. The 32-bit interface can perform these accesses with an 11-bit address. Advantageously, the 32-bit data bus capability provides faster accesses for option packs that require high data throughput. Typically, the interface accesses 16-bit data with a 26-bit address bus.

The main unit interface 10a may also comprise a power supply, such as a battery 72 and a controller 74, for charging and monitoring a battery. The option

pack data and address buses (D (31, 15:0), D (30:16) or A (25:11), A (10:0)) 76, 78, and 80 will be further described with reference to Table 2. The option pack memory control bus (MEMORY IO CONTROL) 82 and the option pack PCMCIA control bus (PCMCIA CONTROL) 84 will also be described with reference to Table 2. The option pack SPI data bus (SPI) 86 will be further described with reference to Table 3. The main unit 10 can supply power, typically at 3.3V, to an option pack 12. The electrical interface 50 includes various pins to control the charging and power supplies between the main unit 10 and option pack 12, as further described below.

Fig. 3 illustrates one embodiment of the option pack interface 12a. The option pack interface 12a provides a bus for the data signals 76, address signals 78 and 80, control signals 82 and 84, and SPI signals 86. The option pack interface 12a ensures that the signals being transferred between the main unit 10 and option pack 12 are delivered to the desired locations. The option pack interface 12a may include an I/O or DSP device 88, flash or ROM memory 90, a power supply and charging control 92, and/or one or more PCMCIA/CF devices. In the illustrated embodiment, the option pack interface 12a supports two PCMCIA/CF devices in the option pack 12, as indicated by blocks 94 (socket 0) and 96 (socket 1). If an option pack 12 has two PCMCIA/CF devices 94 and 96, it may include buffers 98 and 100 and control logic 102 to isolate the address, data, and control signals.

The option pack interface 12a may also support static memory 90 and I/O device 88 accesses through the MEMORY IO CONTROL signals 82. The option

pack control signals may include chip selects to access different memory banks on the option pack 12. Each memory bank has specific types of cycles that it supports (i.e. flash, ROM, I/O, etc.). The main unit 10 can access various memory banks such as Static Memory banks, CF/PCMCIA memory banks, ROM memory banks, and the like, depending on the configuration of the option pack 12. An option pack memory map may be provided to indicate the different memory bank locations accessible to the main unit 10.

Further, each option pack interface 12a includes a memory device, such as EEPROM 104, which is used to store identification information about the specific option pack 12. The EEPROM 104 also contains information detailing the hardware, drivers, and software available on the option pack 12. The EEPROM 104 is coupled to the main unit 10 through the interface 50 by virtue of the SPI bus 86. Alternatively, the memory 90 and the EEPROM 104 may be a single programmable memory device.

Block 88 illustrates I/O and DSP devices. A DSP device may be used as a baseband control for a cell phone option pack, for instance. An I/O device may include a micro-controller to provide functions such as UART, button control, or battery monitoring, for instance. The configuration of the option pack 12 will vary depending on the functions available on the option pack 12. However, the logical signal flow through the interface 50 is easily modified to provide for alternate configurations of the option pack.

Table 1 defines the signal names and the pin out for one embodiment of the option pack connector 38. Here, a 100-pin connector is illustrated. Tables 2-4 include a more detailed breakdown of each of the signals included in Table 1. Each Table 2-4 is followed by a description of the signals.

**TABLE 1**  
**OPTION PACK PIN OUT**

Pin #	Name	Type	Description	Pin #	Name	Type	Description
1	CC ETM	P/G	Trickle charge current pin	51	ODET1#	O	Option pack detect
2	PCM RESET	I	PCMCIA Reset	52	DQM2	I	Memory & I/O byte enable
3	VS EBAT	O	Extended battery sense	53	DQM3	I	Memory & I/O byte enable
4	RD/WR#	I	Memory & I/O Read/Write#	54	DQM0	I	Memory & I/O byte enable
5	GND	P/G	Main unit ground	55	VDD	P/G	Main unit 3.3V power
6	RDY	O	Variable Latency I/O ready signal	56	DQM1	I	Memory & I/O byte enable
7	CEN ETM	OC	Charge current enable	57	BATT FLT	O	Extended battery fault
8	RESET	I	GP reset for option pack	58	PCM IRQ#0	O	PCMCIA sckt 0 RDY/IRQ#
9	INT OP	I	Option Pack Interrupt	59	PCM CE1#	I	PCMCIA card enable
10	CD SCKT0#	O	PCMCIA socket 0 detect	60	PCM OE#	I	CF Output enable pin
11	PSKTSEL	I	PCMCIA Socket Select	61	PCM WE#	I	PCMCIA write enable
12	PCM CE2#	I	PCMCIA card enable	62	CD SCKT1#	O	PCMCIA socket 1 detect
13	PCM IORD#	I	PCMCIA IO Read	63	PCM IRQ#1	O	PCMCIA sckt 1 RDY/IRQ#
14	PCM IOWR#	I	PCMCIA IO Write	64	D03	I/O	PCMCIA/Memory Data
15	D11	I/O	PCMCIA/Memory Data	65	D04	I/O	PCMCIA/Memory Data
16	D12	I/O	PCMCIA/Memory Data	66	GND	P/G	Main unit ground
17	D13	I/O	PCMCIA/Memory Data	67	D05	I/O	PCMCIA/Memory Data
18	D14	I/O	PCMCIA/Memory Data	68	D06	I/O	PCMCIA/Memory Data
19	D15	I/O	PCMCIA/Memory Data	69	D07	I/O	PCMCIA/Memory Data
20	A17/D22	I/O	PCM/Mem Address/Data	70	A10	I	PCMCIA/Memory Address
21	GND	P/G	Main unit ground	71	A11/D16	I/O	PCM/Mem Address/Data
22	A18/D23	I/O	PCM/Mem Address/Data	72	A09	I	PCMCIA/Memory Address
23	A19/D24	I/O	PCM/Mem Address/Data	73	A08	I	PCMCIA/Memory Address
24	A20/D25	I/O	PCM/Mem Address/Data	74	A13/D18	I/O	PCM/Mem Address/Data
25	A21/D26	I/O	PCM/Mem Address/Data	75	A14/D19	I/O	PCM/Mem Address/Data
26	A22/D27	I/O	PCM/Mem Address/Data	76	GND		Main unit ground
27	A23/D28	I/O	PCM/Mem Address/Data	77	A16/D21	I/O	PCM/Mem Address/Data
28	A24/D29	I/O	PCM/Mem Address/Data	78	A15/D20	I/O	PCM/Mem Address/Data
29	A25/D30	I/O	PCM/Mem Address/Data	79	A12/D17	I/O	PCM/Mem Address/Data
30	D08	I/O	PCMCIA/Memory Data	80	A07	I	PCMCIA/Memory Address
31	GND	P/G	Main unit ground	81	A06	I	PCMCIA/Memory Address
32	D09	I/O	PCMCIA/Memory Data	82	A05	I	PCMCIA/Memory Address
33	D10	I/O	PCMCIA/Memory Data	83	A04	I	PCMCIA/Memory Address
34	D00	I/O	PCMCIA/Memory Data	84	A03	I	PCMCIA/Memory Address

Pin #	Name	Type	Description	Pin #	Name	Type	Description
35	D01	I/O	PCMCIA/Memory Data	85	A02	I	PCMCIA/Memory Address
36	D02	I/O	PCMCIA/Memory Data	86	GND		Main unit ground
37	D31	I/O	PCMCIA/Memory Data	87	A01	I	PCMCIA/Memory Address
38	PCM_REG#	I	PCMCIA IO cycle	88	A00	I	PCMCIA/Memory Address
39	PCM_WAIT#	O	PCMCIA Wait	89	PCM_WP	O	PCMCIA WP/IOIS16#
40	SPI_DI	I	SPI Data In to option pack	90	A_OUTR	I	Right audio channel
41	SPI_CS#	I	SPI Chip Select	91	A_OUTL	I	Left audio channel
42	MCS2#	I	Memory Chip Select	92	A_GND	P/G	Analog GND for audio ONLY
43	MWE#	I	Memory Write Enable	93	MCS3#	I	Memory Chip Select
44	MOE#	I	Memory Output Enable	94	MCS4#	I	Memory Chip Select
45	GND	P/G	Main unit ground	95	VDD	P/G	Main unit 3.3V power
46	EBAT_ON	O	Ext. battery power OK	96	SPI_SCK	I	SPI Clock Signal
47	OPT_ON	I	Option pack enable	97	MCHG_EN	I	Main battery recharging
48	V_ADAP	P/G	Positive of AC adapter	98	V_ADAP	P/G	Positive of AC adapter
49	V_EBAT	P/G	Positive of ext. battery	99	V_EBAT	P/G	Positive of ext. Battery
50	ODET2#	O	Option pack detect	100	SPI_DO	O	SPI Data Out from option pack

**KEY:**

- I: Input
- O: Output
- I/O: Bidirectional
- P/G: Power, ground, battery or charging
- OC: Open Collector
- The “#” symbol denotes active low signal.

One configuration of the address and data signals are described in Table 2.

However, it is notable that the interface 50 also supports a 32-bit version of the PCMCIA interface. The 32-bit version of PCMCIA is only intended for use with custom designed logic. During the 32-bit operation, if any read or write is performed, the entire 32-bit bus is read or written. The 32-bit accesses align with "16-bit" address space as opposed to "8-bit" address space. Due to the limited number of pins on the option pack, the 32-bit operation only has an 11-bit address bus.

**TABLE 2**  
**PCMCIA/CF/MEMORY PIN DESCRIPTION**

SIGNAL NAME	DIR	PIN #	DESCRIPTION
-------------	-----	-------	-------------



**TABLE 2**  
**PCMCIA/CF/MEMORY PIN DESCRIPTION**

SIGNAL NAME	DIR	PIN #	DESCRIPTION
A10 - A00 (CF mode)	I	See above	PCMCIA/CF/Memory address pins used to address card or option pack in Memory, I/O or True IDE
A25 - A11 (PCMCIA/Memory mode)			PCMCIA or memory address pins used to access devices in the option pack. These pins are shared with D31:D16.
D15 - D00 (16-bit mode)	I/O	See above	Data pins used for 16-bit accesses in standard CF/PCMCIA, memory or I/O modes
D31 - D16 (32-bit mode)	I/O	See above	Data pins for special accesses 32-bit read and write accesses in PCMCIA, CF or I/O modes. These pins are shared with A25:A11.
PCM_CE1#, PCM_CE2#	I	59, 12	PCMCIA/CF card enable for 8 or 16-bit select in memory and I/O mode. Functions as CS0# and CS1# in IDE mode
CD_SCKT0#, CD_SCKT1#	O	10, 62	PCMCIA/CF card detect pins for devices/slots 0 and 1. CD_SCKT0# represents logical OR of CD1# and CD2# of PCMCIA/CF pins for device/slot 0.
PCM_IORD#	I	13	PCMCIA/CF pin used in I/O and IDE modes as read strobe
PCM_IOWR#	I	14	PCMCIA/CF pin used in I/O and IDE modes as write strobe
PCM_OE#	I	60	PCMCIA/CF pin used as output enable strobe
PCM_IRQ#0, PCM_IRQ#1	O	58, 63	PCMCIA/CF pins used in memory mode to determine card status for transfers. Used as an interrupt signal in I/O and IDE modes. IRQ#0 is for device/slot 0.
PCM_RESET	I	2	PCMCIA/CF reset pin
PCM_REG#	I	38	PCMCIA/CF pin used to distinguish between common and register memory in memory mode.
PCM_WAIT#	O	39	PCMCIA/CF pin to insert wait states in memory and I/O mode. Used as IORDY in True IDE mode. If there are two sockets in an option pack, the option pack must logically OR the WAIT# signals from each socket.
PCM_WE#	I	61	PCMCIA/CF pin used for write strobing in to CF card in memory and I/O modes.
PCM_WP	O	89	PCMCIA/CF pin used as write protect in memory mode. Used as IOIS16# in I/O and IDE modes for 16-bit operation. If there are two sockets in an option pack, the option pack must logically OR the WP/IOIS16# signals from each socket.
RDY	O	6	Ready signal for slow option pack devices to insert wait states on the variable latency I/O port
RD/WR#	I	4	Read/Write pin for variable latency I/O port
MCS[4:2]#	I	94, 93, 42	Memory bank chip select from processor to use address and data pins for memory or I/O cycles.
DQM[3:0]#	I	53, 52, 56, 54	Byte enables for the 32-bit data bus of the static memory and variable latency I/O port
MOE#	I	44	Memory bank output enable from processor to use address and data pins for high bandwidth across option pack
MWE#	I	43	Memory bank write enable from processor to use address and data pins for high bandwidth across option pack

As previously discussed, the electrical interface 50 includes PCMCIA support for up to two PCMCIA/CF sockets 94 and 96. Each 16-bit socket 94 and 96 supports 8-bit and 16-bit PC Cards and handles common memory, I/O, and attribute memory accesses. The PCMCIA/CF cards are enabled by the PCM\_CE1# and PCM\_CE2# signals. The PCMCIA memory space may be divided into eight partitions, four for each card slot, including partitions for common memory, I/O, attribute memory, and reserved space. Also, embedded inside the PCMCIA interface are the CF signals.

If an option pack includes more than one PCMCIA or CF socket, additional logic may be required on the option pack to support certain signals. The signals PCM\_WAIT# and PCM\_WP are outputs from each PCMCIA/CF socket 94 and 96 and are logically connected to form one signal for the electrical interface 50. In similar fashion, the CD[2:1]# signals from each socket are logically connected to form one CD signal, CD\_SCKT1# and CD\_SCKT2#, for each socket on the option pack interface 12a. The option pack interface 12a includes the PSKTSEL signal from the processor to determine which PCMCIA/CF socket 94 or 96 is accessed. The connector 38 also includes the following PCMCIA/CF pins: PCM\_IORD#, PCM\_IOWR#, PCM\_OE#, PCM\_IRQ#0, PCM\_IRQ#1, PCM\_RESET, PCM\_REG#, and PCM\_WE#.

The option pack interface 12a includes a static memory and I/O interface that uses the same address and data buses as the PCMCIA/CF interface. The static memory and I/O control signals differentiate the accesses from PCMCIA/CF with

three chip select signals, MCS[4:2]#. MCS[4:2]# support ROM or flash memory, with MCS4# and MCS3# also supporting variable latency I/O. The data bus for each chip select region is programmable to be a 16-bit or 32-bit databus. In 16-bit designs, address bit 0 (A[0]) is not used. In 32-bit designs, address bits 1 and 0 (A[1:0]) are not used.

The variable latency I/O interface differs from static memory in that it allows the use of the data ready input signal, RDY, to insert a variable number of wait states. The variable latency I/O interface uses DQM[3:0] as byte enables, where DQM[3] corresponds to the most significant bit (MSB). The variable latency portion of the option pack interface 12a allows the main unit 10 to access slower devices such as micro-controllers and DSPs. A micro-controller on the option pack 12 can provide functions such as a UART, battery monitoring, button control, etc, as described in Fig. 3, with reference to block 88. Other memory signals, MWE# and MOE#, are implemented to complete the static memory and I/O interface. The RD/WR# signal is implemented for reading and writing on the variable latency I/O port.

The option pack connector 38 includes pins for the serial peripheral interface (SPI) for system management, identification and other low throughput functions as indicated in Table 3. The master SPI device is a microcontroller 66 (Fig. 2) on the main unit 10 that interfaces to a single slave SPI device on the option pack 12 such

as an EEPROM 104. The option pack interface 12a includes the four standard SPI signals: SPI\_DI, SPI\_DO, SPI\_CS# and SPI\_SCK.

**TABLE 3**  
**SERIAL BUS INTERFACE PIN DESCRIPTION**

SIGNAL NAME	DIR.	PIN #	DESCRIPTION
SPI_SCK	I	96	Clock pin for the SPI interface.
SPI_DI	I	40	Data input pin for the SPI interface. Pin driven by main unit for data written to the option pack.
SPI_DO	O	100	Data output pin for the SPI interface. Pin is driven by option pack for data written to the main unit.
SPI_CS#	I	41	Chip select pin for the SPI interface.

The SPI bus 86 is primarily used to identify option packs upon insertion via an EEPROM 104 on the option pack 12. The EEPROM 104 contains configuration, ID, control information and optionally contains bootstrap programs and OEM information.

It is also possible to use the SPI interface on the option pack 12 for low bandwidth data transmission for microcontrollers, battery management, etc. If an option pack requires multiple devices to communicate over the SPI interface, it may include a microcontroller to multiplex the devices on the SPI bus 86 as illustrated in Fig. 5. Figures 4 and 5 illustrate two possible implementations of the SPI interface on the option pack. The main unit interface 10a is the same in both figures. The processor 60 is coupled to the microcontroller 66 on the main unit 10 via a serial UART data bus 68. In Fig. 4, the SPI bus 86 is coupled directly to the EEPROM 104, as illustrated in Fig. 3. Alternatively, as in Fig. 5, the SPI bus 86 may be

coupled to a microcontroller 88a. The microcontroller 88a is coupled to the EEPROM 104. By implementing the microcontroller 88a in this configuration, other devices such as a battery, power supply or charger, for instance, can communicate over the SPI bus 86, as illustrated by block 92a. Further, other functions and buttons 108 can utilize the SPI bus 86 through the microcontroller 88a.

If the option pack 12 includes a battery, it may implement most, if not all, of the battery signals as summarized in Table 4. The battery signals provide the ability to charge the option pack battery 92 simultaneously with the main unit battery 72 and, optionally, extend the battery life of the main unit 10. The batteries in the main unit 10 and the option pack 12 may be charged from multiple sources. The user can charge the batteries from the DC jack 34 (Fig. 1A) on the main unit 10, a DC jack (not shown) on the option pack 12, or through the synchronizing serial connector 32 on the main unit 10. This allows the main unit 10 and the option pack 12 to charge their respective batteries separately or at the same time.

**TABLE 4**  
**BATTERY SIGNAL PIN DESCRIPTIONS**

<b>SIGNAL NAME</b>	<b>DIR.</b>	<b>PIN #</b>	<b>DESCRIPTION</b>
V_ADAP	P/G	48, 98	Positive DC voltage from AC adapter. Power can come from main unit or option pack.
MCHG_EN	I	97	Notifies option pack battery charger to limit its current.
V_EBAT	P/G	49, 99	Positive battery voltage from option pack to main unit.
CC_ETM	O	1	Charge signal from option pack extended battery to trickle charge the main battery.
CEN_ETM	OC	7	Signal from option pack that enables the extended battery to trickle charge the main battery.

**TABLE 4**  
**BATTERY SIGNAL PIN DESCRIPTIONS**

SIGNAL NAME	DIR.	PIN #	DESCRIPTION
VS_EBAT	O	3	Positive terminal sense line for extended battery
EBAT_ON	O	46	Notifies the main unit that the extended battery has sufficient energy to run the main unit.
BATT_FLT	O	57	Active-high signal that notifies the main unit that the option pack battery is below its critical low level.

The V\_ADP signals are the positive DC voltage from an AC adapter to charge the batteries. The V\_ADP signals can be sourced from the main unit 10 or the option pack 12, since the AC adapter can be plugged into either one. When charging is sourced through the serial connector 32, the main unit 10 passes the charge to the option pack 12.

MCHG\_EN is an active-high signal from the main unit 10 to notify the option pack 12 that the main battery 72 is charging so that the option pack 12 may limit its charging current to prevent blowing a fuse in the AC adapter. Typically, the option pack 12 should limit its charging current by one-half. If MCHG\_EN is low, then the option pack 12 can charge its battery 92 at the full charge current.

The V\_EBAT signals are the positive DC voltages from the option pack battery 92 to the main unit power supply 72 that provide extended battery life. Generally, these signals are only implemented when an option pack 12 is providing extended battery life to the main unit 10. The CC\_ETM and CEN\_ETM signals provide a mechanism for the option pack battery 92 to provide a trickle charge to the main battery 72. The trickle charge keeps the main battery 72 at a sufficient level to

power the main unit 10 in the event the option pack 12 is removed while the unit is on. The CEN\_ETM is an active-high, wired-ORed signal that enables the trickle charge from the option pack battery 92 to the main battery 72. The option pack 12 pulls this signal up to the extended battery voltage. The option pack 12 should pull CEN\_ETM low when the AC adapter is plugged in or when the option pack battery 92 charge is too low. A current limiter, such as a MAX890L or a MAX893L (not shown), may exist on the option pack between the option pack battery 92 and the CC\_ETM pin to limit the trickle charge.

VS\_EBAT is the positive terminal sense line for the option pack battery 92. The main unit 10 uses it to determine if it should trickle charge the main battery 72 with the option pack battery 92. If VS\_EBAT has a higher voltage than the main battery 72, CEN\_ETM is driven by the option pack 12 to determine if the trickle charge is provided. If VS\_EBAT has a lower voltage than the main battery 72, the main unit 10 pulls CEN\_ETM (open collector) low and disables the trickle charge.

EBAT\_ON is an active high signal driven by the option pack 12 to notify the main unit 10 that the option pack battery 92 has sufficient charge to power the main unit 10. It is only connected when the option pack battery 92 is designed to provide extended battery life to the main unit 10.

BATT\_FLT is an active high signal that notifies the main unit 10 that the option pack battery 92 has reached its critical low voltage level, typically 3.4V. The

main unit 10 then proceeds to shutdown the option pack 12 by forcing OPT\_ON inactive (low).

Table 5 summarizes the audio, power, and ground signal pins. The interface includes seven ground signals and two power (3.3V) signals. The power and ground pins may be longer than the other signal pins on the main unit connector 36. This provides power and ground to the option pack 12 before the other signals make connection.

**TABLE 5**  
**POWER AND GROUND SIGNAL PIN DESCRIPTIONS**

SIGNAL NAME	DIR.	PIN #	DESCRIPTION
OPT_ON	I	47	Notifies option pack that it can run at full power .
A_GND		92	Analog ground for wide audio.
A_OUTR, A_OUTL	I	90, 91	Line out right and left channels from main unit audio output
V <sub>DD</sub>		55, 95	Analog ground for wide audio.
GND		5, 21, 31, 45, 66, 76, 86	Ground

When an option pack 12 is first connected to the main unit 10, the OPT\_ON signal is a logical low signal, and thus, the option pack 12 can only draw a minimal current, such as 10 mA, from the V<sub>DD</sub> pins for identification. Once the main unit 10 asserts OPT\_ON, an option pack 12 can draw the full current, such as 300 mA, from the main unit 10. By using the OPT\_ON signal to control the current flow upon the coupling of the main unit 10 and the option pack 12, the main unit 10 will verify whether it has enough power and memory to accommodate the option pack 12. This provides a safeguard against over-loading or draining the resources on the main unit



10. The OPT\_ON signal notifies the option pack 12 that it can turn on and run at full power. When an option pack 12 is first inserted, OPT\_ON is low and the option pack 12 can only draw a minimal amount of current for identification. When OPT\_ON signal is asserted, the option pack 12 can draw the maximum allowed current from the  $V_{DD}$  pins. Also, the option pack 12 uses the power ( $V_{DD}$ ) and ground (GND) signals to detect whether it is connected to the main unit 10, so it can enable the power supply and other functions on the option pack.

A\_GND is the ground associated with the analog audio portion of the main unit 12. It is only connected to option packs that use the A\_OUTR and A\_OUTL signals and should route directly to the analog audio section of the option pack 12. A\_OUTR and A\_OUTL are line out signals from the right and left channels of the main unit's audio codec. These signals correspond directly to the audio signals used for the speaker and headphone outputs of the main unit 10. If an option pack 12 uses these signals, it must amplify them for an option pack audio out function and connect the A\_GND signal to the analog ground of the option pack.

The option pack interface 12a also includes other signals to provide insertion/removal detection, reset, audio, and interrupt functions as summarized in Table 6. INT\_OP is an active high signal that allows the option pack 12 to interrupt the main unit 10 for various functions such as event notification, data transfer, etc. This signal is pulled low on the main unit 10.

**TABLE 6**  
**MISCELLANEOUS SIGNAL PIN DESCRIPTIONS**

SIGNAL NAME	DIR.	PIN #	DESCRIPTION
INT_OP	O	9	Option pack general-purpose interrupt used for various functions such as FIFO maintenance, polling, etc.
RESET	I	8	General purpose reset for option pack.
ODET1#, ODET2#	O	51, 50	Option pack detect signals. These signals generate an interrupt when the option pack is inserted or removed.
PSKTSEL	I	11	PCMCIA/CF Socket select pin for option packs with two sockets.

The RESET signal is a general-purpose reset signal from the main unit 10 and is an active high signal. RESET is only active for a short duration such as 100ms (default setting) after OPT\_ON is asserted when the option pack 12 is inserted.

The ODET[2:1]# signals notify the main unit 10 when an option pack 12 is inserted or removed. These signals are pulled high (3.3V) on the main unit 10 and the option pack 12 should tie them low. Upon insertion, the signals interrupt the processor 60 and the routine goes through the process of identifying the option pack 12 through the SPI signals (70 and 86). Upon removal, the signals go high and again interrupt the processor 60 to notify the system. Advantageously, the ODET[2:1]# pins may be shorter (eg. by 0.5 mm) than normal I/O pins and shorter (eg. 1.0 mm) than the power pins. This implementation ensures that the option pack 12 is fully inserted before the main unit 10 communicates with the option pack 12.

The aforementioned interface can be implemented to provide an insertion and identification scheme between the main unit 10 of a PDA 5 and an option pack 12 in accordance with the present techniques. One of the advantages of the present scheme is

that a user can remove one option pack and insert another without significantly interrupting the system.

In one embodiment of the PDA 5, upon insertion of the option pack 12, the option pack interface 12a invokes a device manager such as a micro-controller 66 on the main unit 10 that interrogates the option pack 12 on its features without significantly impacting battery life. The interrogation includes data on drivers, software applications, configuration, a bootstrap program, and miscellaneous requirements of the option pack 12. Advantageously, this identification process allows the option pack 12 to store information, drivers and applications on the option pack 12, so the main unit does not have to use its memory to store information on a large number of option packs. In one configuration, all of the software options and drivers may be embedded on the option pack 12. This embodiment also allows the main unit 10 to remove the drivers and applications from memory automatically when the option pack 12 is disconnected from the main unit 10, thereby freeing valuable memory space on the main unit 10.

Fig. 6 illustrates an insertion sequence in accordance with the present technique. Initially, the algorithm checks to see if the power is on in the main unit 10, as in block 120. Next, the main unit 10 determines whether there is an option pack 12 inserted, as in block 124. If an option pack 12 is inserted, the option pack detect signals ODET[2:1]# interrupt the processor 60 to notify the system. The interrupt routine starts a timer to allow the detect signals to debounce, as in block 126. Once the timer times out, the interrupt routine checks to verify that the detect

signals are still active, as in block 128. If the signals are inactive the sequence starts over. If the detect signals are still active, the interrupt routine enables a serial interface 86, such as SPI or I2C, and the  $V_{DD}$  pins on the option pack connector 38. In this state, the option pack 12 only draws a minimal amount of current (e.g. 10mA) for identification and power management purposes. The main unit 10 then identifies what options are available on the present option pack 12 by downloading the identification information from a memory device, such as an EEPROM 104, via the serial interface 86, as in block 130. The information which is downloaded from the option pack 12 is discussed further with reference to Tables 7-18, below. It should be understood that the format and structure of the information stored in the EEPROM 104 may be varied without abandoning the scope of the present embodiment.

Once the option pack 12 is identified (block 130), the main unit 10 determines whether it has enough battery life to power the option pack 12 fully, as in block 132. If the main unit 10 does have sufficient power, a message may be displayed on the display screen 14 giving a user the option to enable the option pack 12 and consume power, or decline and enable it at a later time, as is block 134. However, the user notification may be omitted. Some option packs comprising an extended battery or a low power device may not include this step. If there is not enough power on the main unit 10 to power the option pack 12, the option pack 12 is not enabled, as in block 134. The main unit 10 removes power to the  $V_{DD}$  pins and disables the SPI interface 86.

If there is enough memory on the main unit 10, and after the detection and notification to enable power (either from a user, or automatically), the main unit 10 powers the remaining buffers for the entire interface into a high impedance state. The OPT\_ON signal is asserted to enable the option pack to power on. At this point, the option pack 12 will consume full power and draw full current (e.g. 300mA). This enables the full interface between the main unit 10 and the option pack 12. The main unit 10 may then determine whether it has enough memory space to download the applications present on the option pack 12, as in block 138. Once the device manager obtains the information the drivers and applications and determines that it has enough memory to accommodate the applications and drivers which are present on the option pack 12, the device manager searches the larger flash memory 90 for the applications identified by the EEPROM 104 as being present on the option pack 12. The device manager may be a driver or software application stored in the microcontroller 66. The applications and drivers from the flash memory 90 are downloaded to the main memory of the main unit 10, and the application may be launched, as in block 140. If there is not enough memory to support the option pack 12, the option pack 12 is not enabled, as in block 134. The main unit 10 removes power to the  $V_{DD}$  pins and disables the SPI interface 86.

The option pack interface 12a may also support additional flash memory with a parallel interface tied directly to the flash/ROM memory 90 for applications and drivers too large for the serial memory device (EEPROM 104). In this embodiment,

the information in the EEPROM 104 is used to locate the data in the larger flash/ROM memory 90.

The removal process is illustrated in Fig. 7. If the option pack is removed while the system is on or in hibernation, the option pack detect signals, ODET[2:1]#, interrupt the processor to notify the system that the detect signals are inactive, as in block 150. The device manager starts a timer to allow the detect signals to debounce, as in block 152. Once the timer times out, it checks to verify the detect signals are still inactive, as in block 154. If the signals are active (option pack still installed) the sequence starts over. If the detect signals are inactive, the device manager subsequently deasserts OPT\_ON (block 156), disables the buffers (block 158), and removes power to the  $V_{DD}$  pins. The application is also removed from the main unit 10 (block 160) to reduce the use of the memory in the main unit 10.

Upon insertion of the option pack 12, a “device manager” type driver on the main unit 10 interrogates the option pack and starts the appropriate drivers. The micro-controller 66 enables the serial interface 86 and the power supply pins  $V_{DD}$  to start downloading information from a memory device, such as an EEPROM 104, on the option pack 12. The device manager uses the information from the EEPROM 104 to locate drivers and applications, enable interrupts, determine memory specifications and type, power consumption, slot configuration, etc. The device manager loads the option pack drivers and applications based on the information in the EEPROM 104.

The memory device on the option pack 12 (here EEPROM 104) includes information on the drivers, applications, bootstrap, hardware, and OEM. Table 7 illustrates one configuration of the memory data structure in the EEPROM 104.

**TABLE 7**  
**MEMORY DATA STRUCTURE**

OPTION PACK INFORMATION	DESCRIPTION
ID Information	Mandatory information that Identifies the option pack.
Control information	This is optional information that identifies what drivers are needed.
Driver table	Used to Identify the drivers that might not have been present in the original unit.
Configuration	Specific configuration information on the option such power consumption, battery capacity, etc.
Bootstrap program	If needed an OEM may store a bootstrap program in this region.
Optional OEM area	This is a free-form area it will be the OEM's responsibility to lay out this area. It could be used to store software keys, option pack parameters, etc.

The first segment of the memory data structure (Table 7) is the ID Information which is used to identify the information stored in the application or option including data length, high-level hardware description, address of bootstrap, and application name. It also includes a version indicator, vendor and product ID and the address of the OEM information. Each segment of the memory data structure comprises a terminator to indicate the end of that segment. Table 8 illustrates one configuration of the data structure of the ID Information.

**TABLE 8**  
**ID INFORMATION**

<b>FIELD #</b>	<b>NAME</b>	<b>TYPE</b>	<b>LENGTH</b>	<b>DESCRIPTION</b>
1	Start of ID		1 b	0xaa
2	Length of data	integer	4 b	Used by the ID API to allow for a block read of Identification information. The number in this field should include ALL information in the EEPROM including the information stored in the OEM area.
3	Version Indicator	integer	1 b	Used to determine format of information. Currently, defaulting to 0x01.
4	Vendor ID	Integer	2 b	Unique vendor ID (Compaq Assigned)
5	ID Number	integer	2 b	Unique per vendor Product ID
6	Text Description	String	Variable	Text description for display to user. Zero delimited.
7	Type	Integer	1 b	Identifies type of option pack 2 – Minimal Hardware 3 – Data Bus 4 - Bootstrap present
8	Initial Power State	BYTE	1 b	'Y'/'N'
9	Suspend Power State	BYTE	1 b	'Y'/'N'
10	Time Reset Width	BYTE	1 b	
11	Bootstrap address			Address of the Bootstrap program in this EEPROM
12	OEM Information address			Address of OEM Information in this EEPROM
13	Application name	char	Variable	Null Terminated field; contains the name of the application to start on the option pack flash. i.e. "myprog.exe parm1 parm2"
14	Terminator		4 b	Marks end of ID information Value: 0x0f0f0f0f

The next segment of the memory data structure (Table 7) is the control information which is included anytime additional drivers are needed to operate the option pack. The control information includes a list of the drivers needed and identifies additional entries in the driver table. The Vendor ID and Driver ID are combined to



create a unique key for the device manager (micro-controller 66) to use when looking up the driver. Table 9 illustrates one configuration of the data structure of the control information.

**TABLE 9**  
**CONTROL INFORMATION**

FIELD #	NAME	TYPE	LENGTH	DESCRIPTION
1	Start of Control	Integer	1b	0xbb – Occurs once per Control Information block.
2	Vendor ID	Integer	4b	Identifies the vendor that supplied the driver. Part of unique key when combined with the Driver ID.
3	Driver ID	Integer	4b	Identifies the driver to be loaded
4	Memory location	Integer	4b	Memory location for driver to be using
5	Stop Memory location	Integer	4b	Ending memory location
6	Control information Terminator		4b	<i>Value:</i> 0x0f0f0f0f – Occurs once per Control Information block.

The third segment of the memory data structure (Table 7) is the Driver table information which represents the information needed to start the drivers dynamically. It is optionally stored on the option pack 12 as a way to extend the driver table being maintained in the main unit 10. This information is similar to the information stored in the registry of the main unit 10.

Table 10 shows a list of the drivers that are optionally stored in the option pack flash memory 90. Multiple drivers may be used, but only the drivers that are included in the Control Information (loaded from the option pack flash memory 90). It is possible to combine the Vendor ID and Driver ID to create a unique key for the device manager to use when looking up the driver.

**TABLE 10  
DRIVER TABLE**

FIELD #	NAME	TYPE	LENGTH	DESCRIPTION
1	Vendor ID	Integer	4b	Vendor Identifier
2	Driver ID	Integer	4b	Driver Identifier
3	Driver	String	Variable	File name of driver, i.e. Driver.dll
4	Display name	String	Variable	Display name of driver
5	Stream prefix	String	3	Identifies the prefix for the Stream interface. I.e. "COM"
6	Record Terminator	char	1b	0x03
7	Section Terminator			0x0f0f0f0f - Occurs once per Driver Table block.

The fourth segment of the memory data structure (Table 7) is the Configuration Information which provides data about the option pack hardware such as battery capacity, power consumption, socket configuration, serial memory size, flash memory configuration, etc. This information provides the micro-controller 66 with the ability to make decisions regarding power consumption, memory size and timing, etc. Table 11 illustrates one configuration of the data structure of the Configuration Information. Tables 12 - 16 provide a more detailed description of exemplary embodiments of the fields in the Configuration Information segment of the memory data structure.

**TABLE 11  
CONFIGURATION INFORMATION**

FIELD #	NAME	TYPE	LENGTH	DESCRIPTION
1	Serial Memory Size	Integer	1b	Identifies the EEPROM size in bytes
2	Slot Configuration	Integer	1b	Identifies PCMCIA/CF Slots
3	Interrupt Configuration	Integer	1b	Identifies option pack interrupt
4	Flash Memory Config	Integer	2b	Information on option pack flash memory
5	Battery & Power Supply Configuration	Integer	2b	Information on option pack battery and power supplies
6	Section Terminator			0x0f0f0f0f

The Serial Memory field from the Configuration Information segment (Table 11) describes the total size of the serial memory used on the option pack 12. The hex values may correspond to various memory sizes, as illustrated in Table 12.

**TABLE 12**  
**SERIAL MEMORY**

Serial Memory Size (bytes)	Hex Value
RFU	00
32	01
64	02
128	03
256	04
512	05
1024	06
2048	07
4096	08
8192	09
16384	0A
32768	0B
65536	0C
131072	0D
RFU	0E through FF

The Slot Configuration field from the Configuration Information segment (Table 11) describes the PCMCIA/CF slot(s) or embedded device(s) in the option pack 12 and may be allocated as set forth in Table 13.

**TABLE 13**  
**SLOT CONFIGURATION**

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
RFU	Device #2 embedded or slot	Device #2 PCMCIA or CF*	PCMCIA or CF device #2 present	RFU	Device #1 embedded or slot	Device #1 PCMCIA or CF*	PCMCIA or CF device #1 present
0	1:Embedded 0: Slot	1:PCMCIA 0:CF	1:Present 0:None	0	1:Embedded 0: Slot	1:PCMCIA 0:CF	1:Present 0:None

**NOTE:**

\* If bits 0 or 4 are 0, the corresponding bits are not applicable and should be set to 0.

The Interrupt Configuration field from the Configuration Information segment (Table 11) describes the interrupt utilization on the option pack 12 and may be allocated as set forth in Table 14. The Interrupt Configuration field also provides information about the presence of other memory slots that are in the option pack.

**TABLE 14**  
**INTERRUPT CONFIGURATION**

Bit 7	Bit 6	Bit 5	Bits 4:1	Bit 0
Sony Memory Stick Slot	MMC Slot	SD Memory Card Slot	RFU	Interrupt signal, INT_OP, connected
1:Present 0:None	1:Present 0:None	1:Present 0:None	0	1:Connected 0:Not Connected

The Flash Memory fields from the Configuration Information segment (Table 11) describes the flash memory size and timing in the option pack 12 and may be allocated as set forth in Table 15.

**TABLE 15**  
**FLASH MEMORY CONFIGURATION**

Memory bank #2 (MCS2#)

Bit 7:5	Bits 4:2	Bit 1	Bit 0
Amount of Flash Installed	RFU	Type	Flash Memory Installed
000 1MB    100 16MB 001 2MB    101 32MB 010 4MB    110 64MB 011 8MB    111 128MB	00	1:Intel Strata 0:Other	1:Present 0:None

Memory bank #3 (MCS3#)

Bit 7:5	Bits 4:2	Bit 1	Bit 0
Amount of Flash Installed	RFU	Type	Flash Memory Installed
000 1MB    100 16MB 001 2MB    101 32MB 010 4MB    110 64MB 011 8MB    111 128MB	00	1:Intel Strata 0:Other	1:Present 0:None

The Battery and Power Supply Configuration fields from the Configuration Information segment (Table 11) describes the battery and power supply 92 of the option pack 12. It helps determine if an option pack can support PCMCIA and CF cards. Multiplying the mantissa times the exponent represents the maximum current for the power supply in the option pack. One allocation of the Battery and Power Supply Configuration field is set forth in Table 16.

**TABLE 16**  
**BATTERY AND POWER SUPPLY CONFIGURATION**

Bits 7:6		Bits 5:4		Bit 3	Bit 2	Bit 1	Bit 0
5.0V Power Supply Exponent for maximum current*		3.3V Power Supply Exponent for maximum current*		RFU	5.0V Supply Present	3.3V Supply Present	Battery Present
00	1 mA	00	1 mA	0	1:Present	1:Present	1:Present
01	10 mA	01	10 mA		0:None	0:None	0:None
10	100 mA	10	100 mA				
11	1 A	11	1 A				

Bits 7:4		Bits 3:0	
5.0V Mantissa for maximum current*		3.3 V Mantissa for maximum current*	
Mantissa (Hex)	Value	Mantissa (Hex)	Value
0	1.0	0	1.0
1	1.2	1	1.2
2	1.3	2	1.3
3	1.5	3	1.5
4	2.0	4	2.0
5	2.5	5	2.5
6	3.0	6	3.0
7	3.5	7	3.5
8	4.0	8	4.0
9	4.5	9	4.5
A	5.0	A	5.0
B	5.5	B	5.5
C	6.0	C	6.0
D	7.0	D	7.0
E	8.0	E	8.0
F	9.0	F	9.0

**NOTE:**

\* If the 3.3V or 5.0V is not present, the corresponding exponent and mantissa values are not applicable and set to all zeroes.

The fifth segment of the memory data structure (Table 7) is the Bootstrap Program field, which is a binary program in an "exe" format to bootstrap option packs that do not have a dedicated ROM memory bank. It is copied into the main unit's file system for execution. One configuration of the Bootstrap Program field is illustrated in Table 17.

**TABLE 17**  
**BOOTSTRAP PROGRAM**

FIELD #	NAME	TYPE	LENGTH	DESCRIPTION
1	Size of Bootstrap	DWORD	4 b	Size of bootstrap in bytes
2	Bootstrap program	Binary	Variable	Binary data in "exe" format
3	Section Terminator	DWORD	4 b	0x0f0f0f0f

The sixth segment of the memory data structure (Table 7) is the OEM Area which is an optional field segment. The OEM Area segment may include such information as part numbers, serial numbers, revision history, manufacturing date, etc. The field comprises all remaining memory following the bootstrap segment. A terminator to mark the end of the memory block may be required as with the Section Terminator used for the other segments.

**TABLE 18**  
**OEM AREA**

FIELD #	NAME	TYPE	LENGTH	DESCRIPTION
1	Size of OEM Area	DWORD	4 b	Size of OEM area in bytes
2	OEM Data	Binary	Variable	OEM Data
3	Section Terminator	DWORD	4 b	0x0f0f0f0f

While the invention may be susceptible to various modifications and alternative forms, specific embodiments have been shown by way of example in the drawings and have been described in detail herein. However, it should be understood that the invention is not intended to be limited to the particular forms disclosed. Rather, the invention is to cover all modifications, equivalents, and alternatives falling within the spirit and scope of the invention as defined by the following appended claims.

CLAIMS

What is claimed is:

1. A method of implementing a personal digital assistant comprising a main unit and an option pack comprising the acts of:
  - (a) coupling the option pack with the main unit,  
the option pack comprising a first memory device configured to store one or more applications and drivers associated with the one or more applications, and a second memory device configured to store identification data,  
the main unit comprising a device manager configured to receive the identification data from the second memory device, a power supply, and a third memory device; and
  - (b) transmitting the identification data from the second memory device to the device manager.
2. The method of implementing a personal digital assistant, as set forth in claim 1, wherein act (a) comprises coupling the option pack with the main unit via a 100-pin connector.
3. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the first memory device and the second memory device comprise the same memory device.



4. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the device manager comprises a device driver that controls the interaction between the main unit and the option pack.

5. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the first memory device comprises a flash memory or a read only memory (ROM).

6. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the second memory device comprises an electrically erasable programmable read only memory (EEPROM).

7. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the identification data comprises option pack feature information, option pack configuration, and option pack identification.

8. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the identification data comprises option pack identification information, control information, a driver table, and option pack configuration.

9. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the identification information comprises a bootstrap program.

10. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the identification information comprises original equipment manufacturer (OEM) information.

11. The method of implementing a personal digital assistant, as set forth in claim 1, wherein act (b) comprises the act of transmitting the identification data through a serial interface.

12. The method of implementing a personal digital assistant, as set forth in claim 11, wherein act (b) comprises the acts of:

- (a) enabling the serial interface;
- (b) enabling the power supply to transmit power to the option pack; and
- (c) transmitting the identification data from the second memory device to the device manager wherein the option pack only draws a minimal amount of current from the main unit.

13. The method of implementing a personal digital assistant, as set forth in claim 10, wherein act (c) comprises the act of transmitting the identification data wherein the option pack draws 5.0 mA – 15.0 mA of current from the main unit.

14. The method of implementing a personal digital assistant, as set forth in claim 1, comprising the act of determining whether the power supply in the main unit has enough power to activate the option pack fully.

15. The method of implementing a personal digital assistant, as set forth in claim 1, comprising the act of determining whether the third memory device on the main unit has enough memory capacity to receive the applications and associated drivers stored on the second memory device of the option pack.

16. The method of implementing a personal digital assistant, as set forth in claim 1, wherein the second memory comprises location and identification information of the applications and drivers available on the option pack.

17. A method of inserting an option pack into a main unit of a personal digital assistant (PDA), comprising the acts of:

- (a) powering-on the main unit;
- (b) determining whether there is an option pack coupled to the main unit;
- (c) providing an interrupt signal from the option pack to the main unit;
- (d) interrupting the processing of the main unit;
- (e) notifying the main unit that the option pack is present; and
- (f) transmitting identification information from the option pack to the main unit.

18. The method, as set forth in claim 17, comprising the act of determining whether the main unit has enough power to enable the option pack.

19. The method, as set forth in claim 18, comprising the act of notifying a user as to whether the main unit has enough power to enable the option pack.

20. The method, as set forth in claim 17, comprising the act of determining whether the main unit has enough memory to store the applications and drivers available on the option pack.

21. The method, as set forth in claim 20, comprising the act of notifying a user as to whether the main unit has enough memory to store the applications and drivers available on the option pack.

22. The method, as set forth in claim 17, wherein act (d) comprises the act of interrupting the main unit with one or more detect signals.

23. The method, as set forth in claim 22, wherein the detect signals initiate a timer to allow the detect signals to debounce.

24. An option pack interface comprising:  
a memory device comprising a memory data structure configured to store identification data; and  
at least one data sector defined within the memory data structure.

25. The option pack interface, as set forth in claim 24, wherein the at least one data sector comprises option pack identification data.

26. The option pack interface, as set forth in claim 24, wherein the at least one data sector comprises driver control information.

27. The option pack interface, as set forth in claim 24, wherein the at least one data sector comprises a driver table.

28. The option pack interface, as set forth in claim 24, wherein the at least one data sector comprises option pack configuration information.

29. The option pack interface, as set forth in claim 28, wherein the option pack configuration information comprises information correlating to battery capacity of the option pack.

30. The option pack interface, as set forth in claim 24, wherein the at least one data sector comprises a bootstrap program.

31. The option pack interface, as set forth in claim 24, wherein the at least one data sector comprises original equipment manufacturer (OEM) information.

**ABSTRACT OF THE DISCLOSURE**

An insertion and identification scheme between the main unit of a Personal Digital Assistant (PDA) or handheld device and an option pack. Upon insertion, the hardware interface invokes a device manager on the main unit that interrogates the option pack on its features without significantly impacting battery life. The interrogation includes data on drivers, applications, configuration and miscellaneous requirements of the option pack. This identification process allows the option pack to store information, drivers and applications on the option pack, so the main unit does not have to use its memory to store information on a large number of option packs. Further, the insertion scheme provides a means of checking the power availability in the main unit before allowing the option pack to fully power-on.

Fig. 1A




Fig. 1B





Fig. 1C









FIG. 2



# FIG. 3




FIG. 4





FIG. 5



⊕

FIG. 6





FIG. 7



# IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant/Patentee:

Henry F.Lada et al.

Filed: Herewith

Serial No.: Unassigned

For: HANDHELD OPTION PACK  
IDENTIFICATION SCHEME

§  
§  
§  
§  
§  
§  
§  
§  
§

Attorney File No.: COMP:0130/P00-3123

## POWER OF ATTORNEY BY ASSIGNEE

Under the provisions of 37 C.F.R. § 3.71, the undersigned assignee of record of the entire interest in the above-identified patent/patent application by virtue of an assignment recorded (check as applicable):

<input checked="checked" type="checkbox"/>
<input type="checkbox"/>
<input type="checkbox"/>

Concurrently Herewith

Date Recorded

Reel \_\_\_\_\_ Frame \_\_\_\_\_

elects to conduct the prosecution of the application/maintenance of the patent to the exclusion of the inventor(s). The undersigned hereby declares that he has reviewed the above-referenced assignment and hereby declares that, to the best of his knowledge, title is in the Assignee, and further declares that all statements made herein of his own knowledge are true and that all statements made on information and belief are believed to be true. The assignee hereby revokes any previous powers of attorney and appoints the following to prosecute this application/maintain this patent and transact all business in the Patent and Trademark Office connected therewith:

Michael G. Fletcher	32,777
Patrick S. Yoder	37,479
Robert A. Van Someren	36,038
Diana M. Sangalli	40,798

Irene Kosturakis	33,724
Keith Lutsch	31,851
Joseph Arrambide	39,589
Sarah T. Harris	35,891
Louis Brucculeri	38,834
Richard P. Lange	27,296
Theodore S. Park	26,971

Please direct all communications to: Fletcher, Yoder & Van Someren, P.O. Box 692289, Houston, Texas 77269-2289, (281) 970-4545, to the attention of: Robert A. Van Someren


### ASSIGNEE

COMPAQ COMPUTER CORPORATION

Date:

21 NOV 2000

BY:



NAME: Diane Strong

TITLE: Administrator, Patents

Diane Strong  
Administrator, Patents  
Authorized To Sign This Document On Behalf Of  
Compaq Computer Corporation  
Pursuant To Board Of Directors Resolution  
Date July 28, 1989

**DECLARATION****SOLE/JOINT INVENTOR  
ORIGINAL/SUBSTITUTE/CIP**

As a below named inventor, I hereby declare that: my residence, post office address, and citizenship are as stated below next to my name. I believe I am the original, first, and sole inventor (if only one name is listed below) or a joint inventor (if plural inventors are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled:

**HANDHELD OPTION PACK IDENTIFICATION SCHEME**

as described in the specification ☒ attached or ☐ of patent Application Serial No. \_\_\_\_\_  
 filed \_\_\_\_\_ and amended on \_\_\_\_\_

I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by any amendment referred to above; that I do not know and do not believe the same was ever known or used in the United States of America before my or our invention thereof, or patented or described in any printed publication in any country before my or our invention thereof or more than one year prior to this application; that the invention has not been patented or made the subject of an inventor's certificate issued before the date of this application in any country foreign to the United States of America on an application filed by me or my legal representative or assigns more than twelve months prior to this application; and that I acknowledge the duty to disclose information of which I am aware which is material to the examination of this application in accordance with Title 37, Code of Federal Regulations § 1.56(a). Such information is material when it is not cumulative to information already of record or being made of record in the application, and



- (1) it establishes, by itself or in combination with other information, a prima facie case of unpatentability of a claim; or
- (2) it refutes, or is inconsistent with, a position the applicant has taken or may take in:
  - (i) opposing an argument of unpatentability relied on by the Office, or
  - (ii) asserting an argument of patentability.

I hereby claim foreign priority benefits under Title 35, United States Code § 119 of any foreign application(s) for patent or inventor's certificates listed below and have also identified below any foreign application(s) having a filing date before that of the application(s) on which priority is claimed:

COUNTRY	APPLICATION NUMBER	DATE OF FILING	PRIORITY CLAIMED UNDER 35 USC 119
			<input type="checkbox"/> YES <input type="checkbox"/> NO

I hereby claim the benefit under Title 35 United States Code § 120 of any United States application(s) listed below and, insofar as any subject matter of any claim of this application is not disclosed in the prior United States Application, I acknowledge the duty to disclose material information as defined in Title 37, Code of Federal Regulations § 1.56(a) which occurred between the filing date of the prior application and the national PCT international filing date of this application:

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

FULL NAME OF SOLE OR FIRST INVENTOR <b>Henry F. Lada</b>	INVENTOR'S SIGNATURE 	DATE <b>11/21/00</b>
RESIDENCE <b>12930 Golden Rainbow Dr., Cypress, Texas 77429</b>		CITIZENSHIP <b>U.S.A.</b>
POST OFFICE ADDRESS		
FULL NAME OF SECOND JOINT INVENTOR <b>Joseph A. Lightfoot</b>	INVENTOR'S SIGNATURE 	DATE <b>11/10/00</b>
RESIDENCE <b>14302 Cypress Falls, Cypress, Texas 77429</b>		CITIZENSHIP <b>U.S.A.</b>
POST OFFICE ADDRESS		